[verilator] Add waiver to control signals that Verilator warns of 'cicular combinational logic', but that are expected.#320