Skip to content

Update YZ sim to address large memory usage #905

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
SFBayLaser wants to merge 11 commits into
base: develop
Choose a base branch
from
Open

Update YZ sim to address large memory usage #905

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
11 commits
Select commit Hold shift + click to select a range
3bf2452
As per Haiwang Yu, we are moving to a scheme where the YZ simulation …
SFBayLaser May 21, 2026
c5f99ed
Top level fhicl files for running the regular YZ detsim and the overlay
SFBayLaser May 21, 2026
b99e248
Updates some functions needed for new yz scheme
SFBayLaser May 21, 2026
378210b
Remapping the SimChannel inputs for merging
SFBayLaser May 21, 2026
cb8e876
The input scheme for stage 0 changes with the move to four modules at…
SFBayLaser May 21, 2026
fbe9e2f
I am not sure if these are necessary?
SFBayLaser May 21, 2026
fffb353
Updates aimed at getting the non-yz simulation to run. Note that the …
SFBayLaser Jun 2, 2026
1d03122
Oops, this part of previous commit
SFBayLaser Jun 2, 2026
a1fd210
We need a specific stage 0 file when the yz simulation runs which can…
SFBayLaser Jun 2, 2026
5b53499
Returning this to a single det sim producer
SFBayLaser Jun 2, 2026
0c4b9e6
The "wc" fhicl files now inherit from the "yz sim" file
SFBayLaser Jun 2, 2026
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion fcl/detsim/detsim_2d_icarus_refactored.fcl
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,5 +1,5 @@
#include "services_icarus_simulation.fcl"
#include "detsimmodules_wirecell_ICARUS.fcl"
#include "detsimmodules_wirecell_per_TPC_ICARUS.fcl"
#include "opdetsim_pmt_icarus.fcl"
#include "crtsimmodules_icarus.fcl"
#include "trigger_emulation_icarus.fcl"
Expand Down
9 changes: 6 additions & 3 deletions fcl/detsim/detsim_2d_icarus_refactored_yzsim.fcl
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,6 +1,6 @@
#include "services_icarus_simulation.fcl"
#include "larg4_services_icarus.fcl"
#include "detsimmodules_wirecell_ICARUS.fcl"
#include "detsimmodules_wirecell_per_TPC_ICARUS.fcl"
#include "opdetsim_pmt_icarus.fcl"
#include "crtsimmodules_icarus.fcl"
#include "trigger_emulation_icarus.fcl"
Expand All @@ -25,13 +25,16 @@ physics: {
crtdaq: @local::icarus_crtsim
opdaq: @local::icarus_simpmt
filtersed: @local::simedepfilter_ind1gap
daq: @local::icarus_simwire_wirecell_yz
daq0: @local::icarus_simwire_wirecell_yz_0
daq1: @local::icarus_simwire_wirecell_yz_1
daq2: @local::icarus_simwire_wirecell_yz_2
daq3: @local::icarus_simwire_wirecell_yz_3
merge: @local::icarus_merge_yz_wirecell_simchans

rns: { module_type: "RandomNumberSaver" }
} # producers

simulate: [ rns, opdaq, @sequence::icarus_shifting_triggersim.path, filtersed, daq, merge, crtdaq ]
simulate: [ rns, opdaq, @sequence::icarus_shifting_triggersim.path, filtersed, daq0, daq1, daq2, daq3, merge, crtdaq ]

# define the output stream, there could be more than one if using filters
stream: [ rootoutput ]
Expand Down
5 changes: 4 additions & 1 deletion fcl/detsim/detsim_2d_icarus_refactored_yzsim_overlay.fcl
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,3 +1,6 @@
#include "detsim_2d_icarus_refactored_yzsim.fcl"

physics.producers.daq: @local::icarus_simwire_wirecell_yz_overlay
physics.producers.daq0: @local::icarus_simwire_wirecell_yz_overlay_0
physics.producers.daq1: @local::icarus_simwire_wirecell_yz_overlay_1
physics.producers.daq2: @local::icarus_simwire_wirecell_yz_overlay_2
physics.producers.daq3: @local::icarus_simwire_wirecell_yz_overlay_3
Loading